Abstract-A technology is described for fabricating SiGe heterojunction bipolar transistors (HBTs) on wafer-bonded silicon-oninsulator (SOI) substrates that incorporate buried tungsten silicide layers for collector resistance reduction or buried groundplanes for crosstalk suppression. The physical structure of the devices is characterized using cross section transmission electron microscopy, and the electrical properties of the buried tungsten silicide layer are characterized using sheet resistance measurements as a function of bond temperature. 
values of of around 300 GHz [9] . This opens up a second application area in optical fiber communication systems operating at 10, 20, and 40 Gb/s [10] . A typical product here would be optical fiber to the curb or to the home. Silicon bipolar integrated circuits have already been reported for 10 Gb/s [11] optical communication systems and research is underway on both Si bipolar and SiGe heterojunction bipolar circuits for 20 [12] and 40 Gb/s [10] , [13] , [14] systems. A variety of circuits have been realized, including dividers, multiplexers, demultiplexers, preamplifiers, and decision circuits [10] .
Recently, there has been increasing interest in SiGe HBT on SOI technology [15] [16] [17] [18] [19] , which allows the complete dielectric isolation of the device by combining a buried oxide with deep trench isolation. This approach reduces parasitic capacitances, leakage currents and the devices size. Furthermore, the SOI substrate eliminates parasitic substrate transistors and latchup and has the ability to reduce crosstalk, particularly when combined with buried groundplanes [20] , [21] . These benefits make SiGe HBTs on SOI attractive for mixed-signal RF applications.
Collector resistance is a key issue in SiGe HBTs on SOI. Buried silicide layers in SOI have been demonstrated to offer low resistance contacts and near ideal tics in silicon diode structures [22] . These substrates have been proposed as a solution to the collector resistance problem [22] [23] [24] for a variety of device applications. However, this concept has not yet been implemented in bipolar technologies and contamination issues associated with the use of buried silicides in front-end processing have not been investigated. In this paper, we describe the fabrication and electrical tics of SiGe HBTs on bonded SOI incorporating a buried tungsten silicide collector layer to reduce the collector resistance. Process options for combining buried silicide collector layers with buried groundplanes are also considered. Contamination issues from the buried silicide layers are investigated by characterization and modeling of the reverse collector/base current-voltage tics.
II. SILICIDE SOI HBT CONCEPT Fig. 1 shows the concept of the silicide SOI (SSOI) SiGe HBT technology. Key features of the technology are the inclusion of a buried silicide layer above the buried oxide layer for reduction of collector resistance and a buried silicide groundplane below the buried oxide layer for crosstalk suppression [20] . The n+ buried layer is needed in the SSOI process to prevent the formation of a Schottky contact between the buried silicide and the silicon collector. The technology also features complete dielectric isolation of the transistor island using a combination of deep trench isolation and the buried oxide layer. In the technology in Fig. 1 , a silicon collector is grown using selective epitaxy (n-Si SEG) after completion of the wafer bonding processes in order to provide a well controlled collector doping profile. The selective silicon collector is grown in the same growth step as the nonselective growth of the SiGe base (p+ SiGe NSEG) and silicon cap layer. This combined selective and nonselective growth process will give good control of the collector profile without requiring a separate collector epitaxy process. Further details of the combined selective and nonselective epitaxy process are given in [25] . Fig. 2 shows three process options for the SOI collector structure, including the SOI collector with an n+ buried layer (SOI) reported previously [17] , the silicide SOI collector with a buried silicide layer (SSOI), and the SSOI collector combined with a buried silicide groundplane (GPSSOI). In the SOI process, a standard n+ buried layer is included above the buried oxide layer to reduce collector resistance, whereas in the SSOI process, a buried tungsten silicide layer, combined with an n+ buried layer is included above the buried oxide layer to reduce collector resistance. In the GPSSOI process, a buried silicide groundplane below the buried oxide is combined with a buried silicide collector above the buried oxide. Fig. 3(a) shows the process flow required to produce a basic SOI collector. The process begins with a cm , 80 keV arsenic implant into the active silicon wafer to form an n+ buried layer. A thermal oxide, 0.5 m thick, is grown on the handle wafer, the implanted active and the oxidized handle are bonded at room temperature. After inspection the bonded pair receive a high temperature anneal at 1000 C for 2 h in a nitrogen environment in order to increase bond strength. This anneal is the largest thermal budget which will be experienced by the substrate during HBT manufacture. Previous work has established the stability of the tungsten silicide during thermal processing. The silicide layer was shown to be free from agglomeration effects for 2-h anneal schedules up to 1100 C [26] . The active silicon substrate is then ground to 6-8 m, the final SOI thickness of 1.5 m is achieved by precision polishing of the ground SOI layer.
III. WAFER BONDING PROCESSES
In the silicide SOI process (SSOI) it is advantageous to have a thermal oxide as the buried oxide layer, and Fig. 3(b) shows how this can be achieved. After the n buried layer is implanted in the active wafer a tungsten silicide (WSi layer, nm, is deposited by chemical vapor deposition (CVD) at 370 C. A polysilicon layer m is then deposited on the tungsten silicide. This polycrystalline silicon layer is polished to produce a bondable surface, typically removing 0.3 m. The active silicon substrate is then bonded at room temperature to the oxidized handle wafer. The SOI is thinned as before while compensating for the presence of the silicide/polysilicon layers. Fig. 4 shows how a buried silicide collector layer above the buried oxide layer can be combined with a silicide groundplane below the buried oxide layer (GPSSOI). The tungsten silicide layer required for the groundplane is deposited on the handle wafer using chemical vapor deposition as shown in Fig. 4(a) . If necessary, the groundplane can be patterned using lithography and dry etching, as shown in Fig. 4(b) . This is typically necessary beneath inductors to break up magnetically induced eddy currents. In order to incorporate a patterned ground plane into an SOI substrate a polysilicon layer is deposited over the patterned silicide layer and planarized using CMP, Fig. 4(d) . An low-pressure chemical vapor deposition tetraethoxysilane oxide layer is then deposited over the planarized polysilicon as shown in Fig. 4 (e) the deposited oxide will be the buried oxide (BOX) of the final SOI structure. This oxide layer is then polished to produce a bondable surface and is bonded to the active silicon substrate Fig. 4 (f). After bonding the active wafer is thinned as before. Fig. 5 shows a cross section TEM image of the basic SOI bonding process at the completion of the device processing. The buried oxide layer can be seen as a dark band in the bottom left hand corner of the picture and shows good contact with the active silicon wafer. The thickness of the buried oxide layer is 0.51 m. The active silicon collector layer above the buried oxide layer has been ground and polished to a final thickness of 1.4 m. The selectively grown Si collector can be seen in the oxide window above the thinned active silicon layer. The nonselective SiGe base can be seen as a thin, dark line above the silicon collector, and is polycrystalline over the field oxide layer. The polysilicon emitter can be seen above the emitter Si cap layer and the top layer is a silicon dioxide layer deposited prior to contact and metal formation. Fig. 6 shows a transmission electron microscope (TEM) cross section of the combined SEG/NSEG growth process. The selective Si layer aligns very well with the top of the field oxide layer, thereby giving a very planar surface on which the SiGe base can be grown. The nonselective growth process gives single-crystal material over the collector and polycrystalline material over the field oxide, which is later used for the base contact. The thickness of the polycrystalline layer is thinner than the equivalent single-crystal layer, indicating that an incubation time is required before polycrystalline material is deposited on the field oxide. The SiGe base can be seen as a dark layer sandwiched between two lighter silicon layers. The original growth interface can be seen as a dark line at the same depth as the bottom of the field oxide and is a significant distance away from the collector/base junction. Thus collector/base leakage currents will not be present due to the intersection of the growth interface with the collector/base depletion region. The fringes at the top corner of the oxide window indicate the presence of strain in the TEM foil. The location of the fringes at the top of the window suggests that the selective epitaxy is the origin of the strain. Fig. 7 shows a cross-sectional TEM of the as-fabricated SOI substrate incorporating the buried tungsten silicide WSi collector layer. The WSi layer is deposited by CVD using a gas mixture that ensures a silicon rich as deposited layer, , as this improves the stability of the layer during high temperature processing. As deposited the layer exhibits a sheet resistance of 56
IV. RESULTS AND DISCUSSION
. On annealing the sheet resistance decreases significantly due to the transformation of the layer from amorphous to the more conductive tetrahedral phase of WSi . The effects of annealing on the sheet resistance are summarized in Fig. 8 . Initially the decrease in sheet resistance is due to the formation of a conducting polycrystalline layer. As the temperature increases, further decreases are attributed to grain growth and silicon diffusing out of the silicide layer. All anneals were carried out in a nitrogen ambient for 2 h. For a silicide layer thickness of 200 nm an anneal temperature of 1000 C yields a resistivity of 50 cm, which agrees well with the 40-100 cm range quoted in the literature. During the fabrication of the SSOI substrate the silicide layer receives the required annealing during the bond anneal to ensure a highly conductive layer.
To investigate any degradation of leakage due to the buried silicide, Fig. 9 shows reverse bias leakage tics for the collector/base junction of SSOI HBTs at different points across the wafer. The devices show some variation in the measured tics but the majority of the devices have collector/base leakage currents between 100 fA and 10 pA. For reverse biases below 2 V, these tics show a voltage dependence of approximately , indicating that the leakage current is due to Shockley-Read-Hall generation in the depletion region. To extract a value of generation lifetime in the collector, a tic from the middle of the range was chosen and an iterative fitting procedure used to obtain the best fit to the measured tic. Fig. 10 shows a comparison of the fitted and measured collector/base reverse I-V tics, and an excellent fit is obtained for a lifetime of 90 ns using a value for collector doping of cm derived from a reverse-bias capacitance-voltage measurement and corroborated by SIMS profiling. This value of generation lifetime does not indicate significant degradation due to metal induced deep-levels so it can be stated that the buried silicide layer has not had a serious impact on collector leakage. The variability in the collector current could either be due to the presence of the buried silicide, to the selective epitaxy process used for the growth of the collector or to a combination of the two. It is difficult to distinguish between these two possibilities without further work. Fig. 11 shows a typical output tic of a SiGe HBT with a tungsten silicide buried collector layer (SSOI HBT), as shown in Fig. 1 . For simplicity of processing, the device did not include a buried silicide groundplane. The value of collector resistance can be estimated from the slope of the tic at low values of collector/emitter voltage. For the tic shown, a value of collector resistance of 150 was obtained. To investigate the variation of collector resistance across the wafer, measurements of collector resistance were made at a selection of chip sites across the wafer, [16] , [19] . Fig. 1 shows that number of terms contribute to the value of collector resistance, including the vertical series resistances of the n-Si collector, the wafer bonded n-Si active layer and the n+ buried layer beneath the SiGe base, the lateral resistance of the buried silicide layer, the vertical series resistances of the n+ buried layer, the wafer bonded n-Si active layer and the n+ collector contact, and finally contact resistance. Since the lateral series resistance of the buried silicide layer is very small, the dominant terms are likely to be the vertical resistances of the n-Si active layer and the n-Si SEG layer. Of these two terms, the resistance of the n-Si active layer is likely to be the cause of both the high values of collector resistance and the variability in the collector resistance across a wafer, because it is difficult to accurately control the thickness and the uniformity of the collector layer using the grind and polish processes. More reproducible values of collector resistance could be obtained by diffusing the n+ buried layer up to the surface of the active Si wafer during the bond anneal. In this case, nonuniformities in the grind and polish process would give rise to variations in the thickness of the n+ buried layer, which should be a small component of the collector resistance. The value of collector resistance would then be determined by the thickness of the selective Si collector layer, and since this layer is grown by epitaxy, variations in thickness across a wafer should be small.
V. CONCLUSION
A technology has been described for the fabrication of SiGe HBTs on wafer-bonded SOI substrates containing a buried tungsten silicide layer for collector resistance reduction or a buried silicide groundplane for crosstalk suppression. A resistivity of 50 cm has been achieved for a buried tungsten silicide layer after an anneal of 120 min at 1000 C. Contamination issues associated with the buried tungsten silicide layer have been investigated by characterizing the collector/base reverse I-V tics of SiGe HBTs. Leakage currents in the range 100 fA and 10 pA are measured and a generation lifetime of 90 ns is obtained by fitting a tic from the middle of the leakage current range. This value of lifetime is consistent with the collector doping concentration of cm , and indicates that the buried silicide layer does not have a serious impact on junction leakage current. Collector resistances have been measured on SiGe HBTs and found to vary from 90 to 255 across a wafer. This variation has been attributed to nonuniformities in the grind and polish processes. A solution to this variation has been proposed in which the buried n+ layer is diffused to the surface of the silicon during the bond anneal.
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